


High Speed Data acquisition over HDMI

Steve Markgraf <steve@steve-m.de>

Interface limitations for (PC) data acquisition

- 480 MBit/s USB 2.0 is limited to ~45 MByte/s
 - Multiple USB 2.0 devices on different ports don't always have full bandwidth
- 1 GBit/s Ethernet also maxes out at ~115 MByte/s
- 5 GBit/s USB 3.0 is a huge step in hardware complexity

Small FPGA boards



- Sipeed Tang nano series (4K/9K/20K)
- Cost: \$15 - \$30

USB 3 interface solutions

For capturing high speed data streams, the following USB 3 interface solutions exist:

- Cypress/Infineon FX3, FX4
- FTDI FT60x
- WCH CH569
- Lattice CrossLinkU-NX (yet to be released)

Drawbacks:

- Not cheap
- Need many IO pins

USB 3 interface solutions

For capturing high speed data streams, the following USB 3 interface solutions exist:


- Cypress/Infineon FX3, FX4
- FTDI FT60x
- WCH CH569
- Lattice CrossLinkU-NX (yet to be released)
- **MacroSilicon MS2130/MS2131 USB 3.0 HDMI grabber**

Devices based on MS2130



- Watch out for "U3" marking, older and cheaper adapters use USB 2.0-only MS2109!

MS2130 block diagram




Source: MacroSilicon/UltraSemi

MS2130 technical details

- Input can be RGB, YUV, also supports HDR
- Integrates video scaling
- Output via USB is fixed to raw 4:2:2 YUV (or MJPEG)
- Output is a configured framerate, irregardless of the input framerate


Chroma subsampling



Source: https://commons.wikimedia.org/wiki/File:Common_chroma_subsampling_ratios_YCbCr_CORRECTED.svg


HDMI high level block diagram

- TMDS: Transition-Minimized Differential Signaling, 8b10b encoded




Source: <https://www.ti.com/lit/an/slla367/slla367.pdf>

HDMI YCbCr 4:2:2 channel mapping




Source: https://engineering.purdue.edu/ece477/Archive/2012/Spring/S12-Grp10/Datasheets/CEC_HDMI_Specification.pdf

HDMI data islands



Source: Essentials of HDMI 2.1 Protocols, Teledyne Lecroy, <https://docplayer.net/169677532-Essentials-of-hdmi-2-1-protocols.html>

MS2130 video processing




MS2130 "transparent" mode


```
/* force YCbCr 4:2:2/YUV input, default is 0x04 (RGB) */  
ms2130_write_reg(0xf039, 0x06);  
  
ms2130_write_reg(0xf6b0, 0x00); /* disable sharpening */  
  
/* disable luma processing -> bypass UVC brightness/contrast control */  
ms2130_write_reg(0xf6be, 0x11);  
  
/* disable luma horizontal scaling/subpixel interpolation */  
ms2130_write_reg(0xf65c, 0x10);  
  
/* disable luma vertical scaling/subpixel interpolation */  
ms2130_write_reg(0xf65e, 0x10);  
  
/* disable chroma processing -> bypass UVC hue/saturation
```


```
control */  
ms2130_write_reg(0xf6bf, 0x11);  
  
ms2130_write_reg(0xf600, 0x80); /* disable chroma  
interpolation */
```


hsdaoh Block Diagram




Frame format



 Payload data

 Unused Data
currently: idle counter

 Line payload length
Status information
(distributed over all lines):
Magic, Framecounter
Checksum (optional)

Demo: How does it look like?


Benchmark

Board	FPGA	Speed grade	MB/s	Price USD
Tang Nano 4K	GW1NSR	C7/I6	119	15
Tang Nano 9K	GW1NR	C6/I5	102	16
Tang Nano 20K	GW2AR	C8/I7	184	30
Tang Primer 20K	GW2A	C8/I7	184	35
Tang Primer 25K	GW5A	C1/I0	178	43
EBAZ4205 Zynq 7010	XC7Z010	-1	156	16-20

- Maximum of MS2130: 4K 18fps
 - $3840 \times 2160 \times 2 \times 18 = 298.5 \text{ MB/s}$ (284.8 MiB/s)

hstdaoh + AD9226 board


- Attach a cheap 12 Bit, 65 MSPS ADC board




Are you going to build an SDR?

- Why not?
- Use a DVB-S2 zero IF tuner IC (80 MHz bandwidth)
- Cheap 10 Bit 105 MSPS ADC (AD9218)
- First test: RDA5815S (250 - 2300 MHz)
- Second test: Rafael Micro RT720 (~180 - 2450 MHz)

SDR Prototype



hdaohSDR



hsdaohSDR



Demo: hsdahSDR

- 8 Bit samples: 90 MHz bandwidth
- 10 Bit samples: 72 MHz bandwidth
- Let's look at some signals with fospor

Outlook/further ideas

- Use open source FPGA toolchain (Yosys + nextpnr-himbaechel + apicula)
 - Currently not yet working, as CLKDIV primitive is missing
- The reverse direction might work with osmo-fl2k adapters with HDMI out

- Other ideas (logic analyzer, ...)

EOF

- More information:
- <https://github.com/steve-m/libhsdaoh>
- <https://github.com/steve-m/hsdaoh-fpga>

Thanks to:

- Sameer Puri for the HDMI IP core
 - <https://github.com/hdl-util/hdmi>
- Bertold Van den Bergh for ms-tools
 - <https://github.com/BertoldVdb/ms-tools>
- Questions?